| ... | ... | @@ -23,7 +23,7 @@ If the received command includes directions for other components of the FPGA, th |
|
|
|
|
|
|
|
{empty} +
|
|
|
|
|
|
|
|
For example, if the command “Set Channel Settings” is sent and the ON/OFF flag is set, the sampling entity of the FPGA has to transfer sample data into the FIFO – buffer.
|
|
|
|
For example, if the command "Set Channel Settings" is sent and the ON/OFF flag is set, the sampling entity of the FPGA has to transfer sample data into the FIFO – buffer.
|
|
|
|
The protocol interpreter itself then generates a reply message including the sampled data.
|
|
|
|
For each oscilloscope channel there is one instance of the sampling entity, the FIFO – buffer, trigger edge detection and the ADC interface.
|
|
|
|
This enables the design to simultaneously capture sample data of multiple channels. The PWM generator gets two times instantiated.
|
| ... | ... | |
