Skip to content
GitLab
Menu
Projects
Groups
Snippets
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
vecs
FIJI Public
Commits
189015a2
Commit
189015a2
authored
Jul 17, 2017
by
Stefan Tauner
Browse files
Update Verilog-Perl requirement to latest non-merged version
parent
cdaf4100
Changes
1
Hide whitespace changes
Inline
Side-by-side
bin/FIJI/Netlist.pm
View file @
189015a2
...
...
@@ -31,8 +31,8 @@ use List::Util qw[min max];
use
Log::
Log4perl
qw(get_logger :easy)
;
use
File::
Basename
qw(basename)
;
use
Verilog::
Netlist
99.4
15
;
use
Verilog::
Language
99.4
15
;
use
Verilog::
Netlist
99.4
27
;
use
Verilog::
Language
99.4
27
;
use
FIJI::
VHDL
;
use
FIJI
qw(:fiji_logo)
;
...
...
@@ -60,7 +60,7 @@ sub new {
# options => $opt,
# keep_comments => 1, # include comments in netlist
link_read_nonfatal
=>
1
,
# do not fail if module description not found
use_
bit
selects
=>
1
,
use_
pin
selects
=>
1
,
);
return
$self
;
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment