Still has quite some issues, namely:

 - instrumenting individual assignments of vectors does not work correctly
   because the rest of the net will not be assigned to the intermediate net.
 - instrumenting ports of the respective module changes the name of the port
   which obviously breaks the instantiation without further work.