-
Christian Fibich authored
todo: check if generated VHDL compiles and contains all necessary constants and assignments todo: documentation todo: beautify default assignments ($FIJI_DEFAULTS)
49182e2d
todo: check if generated VHDL compiles and contains all necessary constants and assignments todo: documentation todo: beautify default assignments ($FIJI_DEFAULTS)