Added possibility to export tests as VHDL package (for simulation)
Attach a file by drag & drop or click to upload
