... | ... | @@ -7,7 +7,9 @@ This stage will, depending on the signal amplitude, amplify or attenuate the sig |
|
|
Because of the characteristics of the chosen ADCs of the OpenLab front-end, the acceptable input range is defined as 0V to 3.3V.
|
|
|
This includes the external ADCs, needed by the FPGA-based solution, as well as the integrated ADCs of the microcontroller-based solution.
|
|
|
As a side effect of the ADC input protection stage, the input range of the ADC is limited from 0.8V to 2.7V.
|
|
|
|
|
|
The reason for this limitation is the characteristics of standard silicon-based diodes. Diodes will not start to clip voltages at a strict defined level.
|
|
|
The signal that is passed through the protection stage will get distorted in connection with the characteristic curve of the used diode.
|
|
|
In case of the OpenLab front-end, signals with a voltage range outside of 0.8V - 2.7V will get distorted.
|
|
|
|
|
|
|
|
|
{empty} +
|
... | ... | |