Update sig_proc_logic authored by Susanne Schierer's avatar Susanne Schierer
...@@ -13,7 +13,7 @@ analyzed. The result of this analysis is represented in Table 1. ...@@ -13,7 +13,7 @@ analyzed. The result of this analysis is represented in Table 1.
.Specification of the Logic Analyzer .Specification of the Logic Analyzer
[options="header,footer"] [options="header,footer"]
|======================= |=======================
|*Logic Analyzer specifications* 2+^|*Logic Analyzer specifications*
|*Property* |*Value* |*Property* |*Value*
|Channels |8 |Channels |8
|Interfaces |UART/I2C/SPI |Interfaces |UART/I2C/SPI
... ...
......