Changes

Page history
updated content in board_DE0.asciidoc authored by Patrick Schmitt's avatar Patrick Schmitt
Show whitespace changes
Inline Side-by-side
board_DE0.asciidoc
View page @ bcc668de
......@@ -4,11 +4,15 @@
The DE0 is a beginner friendly development kit for FPGA design, manufactured by Terasic [1].
The FPGA of the DE0 is the Cyclon III by Altera [2]. It offers a total of 15.408 Logic Elements (LEs) which is enough for the respective application purpose regarding the OpenLab project.
Figure 1 shows the front of the DE0 development board
Figure 1 shows the front of the DE0 development board.
{empty} +
== Detailed specification (taken from [1])
image::https://es.technikum-wien.at/openlab/openlab_wiki/wikis/img/boards/boards_DE0.JPG[caption="Figure 1: ",title="Front of the DE0 FPGA development board (1)",align="center"]
{empty} +
== Detailed specification ([1])
* FPGA
** Cyclone III 3C16 FPGA
......@@ -56,4 +60,11 @@ Figure 1 shows the front of the DE0 development board
{empty} +
== Bibliography
. TERASIC: _DE0 product page_ [Online] http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=165&No=364&PartNo=1[DE0 product page]
. ALTERA CORPORATION: _Cyclone III Device Handbook_, 1.0 ed., 2012
{empty} +
== https://es.technikum-wien.at/openlab/openlab_wiki/wikis/home[Home] | https://es.technikum-wien.at/openlab/openlab_wiki/wikis/board_TIVAC[<Microcontroller-based TIVAC] | https://es.technikum-wien.at/openlab/openlab_wiki/wikis/sig_proc_osci_hardware[Signal Processing Front-End (XMC,TIVAC,DE0-Oscilloscope)>]