... | ... | @@ -41,7 +41,7 @@ This process is shown in figure 1. |
|
|
|
|
|
{empty} +
|
|
|
|
|
|
image::https://es.technikum-wien.at/openlab/openlab_wiki/wikis/img/SETS_FPGA/SETS_FPGA_ADC_power_down.JPG[caption="Figure 1: ",title="Timing details of the power-down process of the ADS7885 ADC (1)",height=350,align="center"]
|
|
|
image::https://es.technikum-wien.at/openlab/openlab_wiki/wikis/img/SETS_FPGA/SETS_FPGA_ADC_power_down.JPG[caption="Figure 1: ",title="Timing details of the power-down process of the ADS7885 ADC (1)",height=200,align="center"]
|
|
|
|
|
|
{empty} +
|
|
|
|
... | ... | @@ -50,7 +50,7 @@ During warm-up the output of the ADC will be invalid. This process is illustrate |
|
|
|
|
|
{empty} +
|
|
|
|
|
|
image::https://es.technikum-wien.at/openlab/openlab_wiki/wikis/img/SETS_FPGA/SETS_FPGA_ADC_power_up.JPG[caption="Figure 2: ",title="Timing details of the power-up process of the ADS7885 ADC (1)",height=350,align="center"]
|
|
|
image::https://es.technikum-wien.at/openlab/openlab_wiki/wikis/img/SETS_FPGA/SETS_FPGA_ADC_power_up.JPG[caption="Figure 2: ",title="Timing details of the power-up process of the ADS7885 ADC (1)",height=200,align="center"]
|
|
|
|
|
|
{empty} +
|
|
|
|
... | ... | |