... | ... | @@ -183,7 +183,7 @@ It highlights the differences between acquiring during the first ETS packet and |
|
|
|
|
|
{empty} +
|
|
|
|
|
|
image::https://es.technikum-wien.at/openlab/openlab_wiki/wikis/img/SETS_FPGA/SETS_FPGA_ETS_ADC_afterfirst.png[caption="Figure 5: ",title="Capturing samples after the first acquisition round (ETS)",height=510,align="center"]
|
|
|
image::https://es.technikum-wien.at/openlab/openlab_wiki/wikis/img/SETS_FPGA/SETS_FPGA_ETS_ADC_afterfirst.png[caption="Figure 5: ",title="Capturing samples after the first acquisition round (ETS)",height=550,align="center"]
|
|
|
|
|
|
{empty} +
|
|
|
|
... | ... | |