... | ... | @@ -173,4 +173,9 @@ image::https://es.technikum-wien.at/openlab/openlab_wiki/wikis/img/SETS_FPGA/SET |
|
|
|
|
|
{empty} +
|
|
|
|
|
|
The added delay is represented by _N~delay~_. Depending on the current packet number, a multiple of the delay is added to the calculation.
|
|
|
_ETS_RESOLUTION_ is the time distance between two samples and is represented in system clock cycles. (see table 1)
|
|
|
|
|
|
{empty} +
|
|
|
|
|
|
== https://es.technikum-wien.at/openlab/openlab_wiki/wikis/home[Home] | https://es.technikum-wien.at/openlab/openlab_wiki/wikis/SETS_theory[<Sequential Equivalent Time Samling - Theory] | Not set yet > |
|
|
\ No newline at end of file |