| ... | ... | @@ -142,8 +142,9 @@ Table 1 shows the possible settings and its relation to the delay set by the FPG |
|
|
|
{empty} +
|
|
|
|
|
|
|
|
.Table 1: Timing relations regarding the supported ETS sample rates
|
|
|
|
[cols="4*", options="header"]
|
|
|
|
|======================
|
|
|
|
[options="header"]
|
|
|
|
|====
|
|
|
|
|
|
|
|
^| *ETS FPGA-time settings*
|
|
|
|
|
|
|
|
^| Virtual Sample Rate
|
| ... | ... | @@ -155,7 +156,7 @@ Table 1 shows the possible settings and its relation to the delay set by the FPG |
|
|
|
|5MSa/s
|
|
|
|
|5MSa/s
|
|
|
|
|5MSa/s
|
|
|
|
|======================
|
|
|
|
|====
|
|
|
|
|
|
|
|
|
|
|
|
== https://es.technikum-wien.at/openlab/openlab_wiki/wikis/home[Home] | https://es.technikum-wien.at/openlab/openlab_wiki/wikis/SETS_theory[<Sequential Equivalent Time Samling - Theory] | Not set yet > |
