Skip to content
GitLab
Explore
Sign in
Changes
Page history
try to fix table
authored
Feb 02, 2017
by
Patrick Schmitt
Show whitespace changes
Inline
Side-by-side
SETS_FPGA.asciidoc
View page @
47ad3907
...
@@ -141,12 +141,13 @@ Table 1 shows the possible settings and its relation to the delay set by the FPG
...
@@ -141,12 +141,13 @@ Table 1 shows the possible settings and its relation to the delay set by the FPG
{empty} +
{empty} +
:frame:
all
:frame:
sides
:grid:
all
:grid:
rows
:halign:
left
:halign:
center
:valign:
top
:valign:
middle
[options="header"]
.Table test
[width="50%",options="header"]
|====
|====
||frame | grid |valign |halign
||frame | grid |valign |halign
v|
v|
...
...