Changes
Page history
updating SETS_FPGA.asciidoc
authored
Feb 03, 2017
by
Patrick Schmitt
Show whitespace changes
Inline
Side-by-side
SETS_FPGA.asciidoc
View page @
05c6b9ae
...
...
@@ -11,7 +11,7 @@ The following sections explains how a waveform is captured and displayed using t
{empty} +
== Activ
i
ating the SETS-mode
== Activating the SETS-mode
To configure the FPGA design to acquire samples in SETS, the GUI has to send the necessary parameters using the OpenLab protocol.
This is done as soon as the user leaves the time base in which the ADCs are able to sample at real time.
...
...
...
...