Changes

Page history
fixed bad symbol in OpenLab_osci_FPGA_imp.asciidoc authored by Patrick Schmitt's avatar Patrick Schmitt
Show whitespace changes
Inline Side-by-side
OpenLab_osci_FPGA_imp.asciidoc
View page @ 219a992e
...@@ -34,7 +34,7 @@ The first instance handles the trigger level control. The second instance is res ...@@ -34,7 +34,7 @@ The first instance handles the trigger level control. The second instance is res
The following weblinks will link you to the websites describing the main components of the FPGA design: The following weblinks will link you to the websites describing the main components of the FPGA design:
* https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp1[Protocol Interpreter and Reply Generator] * https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp1[Protocol Interpreter and Reply Generator]
* https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp2[Data communication between FPGA & PC] * https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp2[Data communication between FPGA and PC]
* https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp3[Sampling data and triggering] * https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp3[Sampling data and triggering]
* https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp4[ADC - interface] * https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp4[ADC - interface]
* https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp5[Trigger edge detect] * https://es.technikum-wien.at/openlab/openlab_wiki/wikis/OpenLab_osci_FPGA_imp5[Trigger edge detect]
... ...
......