Changes

Page history
reisner: Add link to Basys3 tutorial authored by Christopher Reisner's avatar Christopher Reisner
Show whitespace changes
Inline Side-by-side
getting-started-zybo.md
View page @ 326d981a
...@@ -20,15 +20,13 @@ Following pre-requisites are necessary in order to work through this tutorial: ...@@ -20,15 +20,13 @@ Following pre-requisites are necessary in order to work through this tutorial:
### 5.1.2 Download the Design files ### 5.1.2 Download the Design files
An archive with the design files can be downloaded [here](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-zybo/design-files/GettingStartedZybo.zip). An archive with the design files can be downloaded [here](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-zybo/design-files/GettingStartedZybo.zip). Furthermore, download the [board definition files](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-zybodesign-files/BoardFiles.zip) for the Zybo development Board. Extract the archive and copy the folder **zybo** to following directory:
Furthermore, download the [board definition files](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-zybodesign-files/BoardFiles.zip) for the Zybo development Board. Extract the archive and copy the folder **zybo** to following directory: **$VIVADO_ROOT_DIR$/2015.4/data/boards/board_files**
$VIVADO_ROOT_DIR$/2015.4/data/boards/board_files
## 5.2 Tutorial ## 5.2 Tutorial
This section explains how to generate the FPGA hardware bitstream using the Xilinx Vivado tool. Then the project will be exported to Xinlinx SDK, where a simple blink led application will be created. Furthermore the board setup will be explained. Finally, the Bitstream will be flashed onto the FPGA and the application will be tested. This section explains how to generate the FPGA hardware bitstream using the Xilinx Vivado tool. Then the project will be exported to Xinlinx SDK, where a simple blink led application will be created. Furthermore, the board setup will be explained. Finally, the Bitstream will be flashed onto the FPGA and the application will be tested.
### 5.2.1 Building the Bitstream ### 5.2.1 Building the Bitstream
...@@ -38,7 +36,7 @@ _1. Launch Vivado:_ ...@@ -38,7 +36,7 @@ _1. Launch Vivado:_
_2. Create new Project_ _2. Create new Project_
Click on the **Create New Project** button in the quick start menu. Click **Next**. Enter blink_led as the Project name. Click **Next**. Click on the **Create New Project** button in the quick start menu. Click **Next**. Enter blink_led_zybo as the Project name. Click **Next**.
**Note:** Do not use spaces or special characters in the project path. **Note:** Do not use spaces or special characters in the project path.
... ...
......