... | @@ -22,7 +22,7 @@ An archive with the design files can be downloaded [here](https://es.technikum-w |
... | @@ -22,7 +22,7 @@ An archive with the design files can be downloaded [here](https://es.technikum-w |
|
|
|
|
|
## 5.2 Tutorial
|
|
## 5.2 Tutorial
|
|
|
|
|
|
This section explains how to generate the FPGA hardware bitstream using the Xilinx Vivado tool. Furthermore, the Board Setup will be explained. Finally the Bitstream will be flashed onto the FPGA an the apllication will be tested.
|
|
This section explains how to generate the FPGA hardware bitstream using the Xilinx Vivado tool. Furthermore, the board setup will be explained. Finally the Bitstream will be flashed onto the FPGA an the apllication will be tested.
|
|
|
|
|
|
### 5.2.1 Building the Bitstream
|
|
### 5.2.1 Building the Bitstream
|
|
|
|
|
... | @@ -40,7 +40,7 @@ Select RTL Project. Make sure that the ** Do not specify sources at this time** |
... | @@ -40,7 +40,7 @@ Select RTL Project. Make sure that the ** Do not specify sources at this time** |
|
|
|
|
|

|
|

|
|
|
|
|
|
Click on the **Add Files** Button. Browse to the previously downloaded and extracted zip folder. Select **blink_led.vhd** and click **OK**. Make sure that the **Copy sources into project** checkbox is selected. And the Target language and Simulator Language is set to VHDL. Click **Next** twice.
|
|
Click on the **Add Files** Button. Browse to the previously downloaded and extracted zip folder. Select **blink_led.vhd** and click **OK**. Make sure that the **Copy sources into project** checkbox is selected. And the target language and simulator language is set to VHDL. Click **Next** twice.
|
|
|
|
|
|

|
|

|
|
|
|
|
... | @@ -54,17 +54,37 @@ In the searchbox type: **XC7A35TCPG236-1**. Select the Part and click **Next**. |
... | @@ -54,17 +54,37 @@ In the searchbox type: **XC7A35TCPG236-1**. Select the Part and click **Next**. |
|
|
|
|
|
Click **Finish** to finish the project creation process.
|
|
Click **Finish** to finish the project creation process.
|
|
|
|
|
|
In the **Project Manager** toolbar on the leftside click the **Generate Bitstream** button which can be found in the Program and Debug subsection. A window pops up. Click on *Yes**.
|
|
In the **Project Manager** toolbar click the **Generate Bitstream** button which can be found in the Program and Debug subsection. A window pops up. Click on **Yes**.
|
|
|
|
|
|

|
|

|
|
|
|
|
|
A window should pop up once the bitstream generation finished successfully. Click on **Cancel**.
|
|
A window should pop up once the bitstream generation finished successfully. Click on **Cancel**.
|
|
|
|
|
|
###5.2.2 Board Setup
|
|
### 5.2.2 Board Setup
|
|
|
|
|
|
Make sure that **JP2** is configured to use **USB** as power source. Furthermore, make sure **JP1** is configured to the **JTAG** mode. Insert a micro USB cable to JC4 and connect it to your PC. Switch SW16 to the on position. Finally, make sure that the switches **SW0 - SW15** are in the off position.
|
|
Make sure that **JP2** is configured to use **USB** as power source. Furthermore, make sure **JP1** is configured to the **JTAG** mode. Insert a micro USB cable to JC4 and connect it to your PC. Make sure that the switches **SW0 - SW15** are in the off position. Finally, switch SW16 to the on position.
|
|
|
|
|
|
|
|

|
|
|
|
|
|
|
|
|
|
|
|
### 5.2.3 Test the Application
|
|
|
|
|
|
|
|
In the **Project Manager** toolbar click the **Hardware Manager** button which can be found in the Program and Debug subsection.
|
|
|
|
|
|
|
|

|
|
|
|
|
|
|
|
Click on the **Auto Connect** submenu of the **Open target** button.
|
|
|
|
|
|
|
|

|
|
|
|
|
|
|
|
Finally, click on **Programm Device -> xc7a35t_0**. A window pops up. Click on **Program**.
|
|
|
|
|
|
|
|

|
|
|
|
|
|
|
|
After the bitstream is downloaded succesfully the **DONE** LED of the Board should light up. Switch **SW0** into the up position. **LD0** starts to blink. Switch **SW0 - SW15** into the up position. **LD0-LD15** blink synchronously.
|
|
|
|
|
|
|
|
This concludes the Basys3 Getting Started tutorial.
|
|
|
|
|
|

|
|
|
|
|
|
|
|
***
|
|
***
|
|
|
|
|
... | | ... | |