getting-started-basys3.md

-#### [Home](https://es.technikum-wien.at/iplat/testwiki/wikis/home) | [<Vivado Toolchanin](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain)
+#### [Home](https://es.technikum-wien.at/iplat/testwiki/wikis/home) | [<Vivado Toolchanin](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain)[Getting Started - Zybo>](https://es.technikum-wien.at/iplat/testwiki/wikis/getting-started-zybo)
 
 ***
 
@@ -16,13 +16,15 @@ Following pre-requisites are necessary in order to work through this tutorial:
 + Basys3 Development Board 
 + micro USB cable
 
+**Note:** Vivado 2016.1 was successfully tested with this tutorial.
+
 ### 5.1.2 Download the Design files
 
 An archive with the design files can be downloaded [here](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/design-files/GettingStartedBasys3.zip).
 
 ## 5.2 Tutorial
 
-This section explains how to generate the FPGA hardware bitstream using the Xilinx Vivado tool. Furthermore, the board setup will be explained. Finally the Bitstream will be flashed onto the FPGA an the apllication will be tested.
+This section explains how to generate the FPGA hardware bitstream using the Xilinx Vivado tool. Furthermore, the board setup will be explained. Finally, the Bitstream will be flashed onto the FPGA and the application will be tested.
 
 ### 5.2.1  Building the Bitstream
 
@@ -40,7 +42,7 @@ Select RTL Project. Make sure that the ** Do not specify sources at this time**
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys1.png)
 
-Click on the **Add Files** Button. Browse to the previously downloaded and extracted zip folder. Select **blink_led.vhd** and click **OK**. Make sure that the **Copy sources into project** checkbox is selected. And the target language and simulator language is set to VHDL. Click **Next** twice.
+Click on the **Add Files** Button. Browse to the previously downloaded and extracted zip folder. Select **blink_led.vhd** and click **OK**. Make sure that the **Copy sources into project** checkbox is selected and the target language and simulator language is set to VHDL. Click **Next** twice.
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys2.png)
 
@@ -77,15 +79,15 @@ Click on the **Auto Connect** submenu of the **Open target** button.
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys8.png)
 
-Finally, click on **Programm Device -> xc7a35t_0**. A window pops up. Click on **Program**.
+Finally, click on **Program Device -> xc7a35t_0**. A window pops up. Click on **Program**.
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys9.png)
 
-After the bitstream is downloaded  succesfully the **DONE** LED of the Board should light up.  Switch **SW0** into the up position. **LD0** starts to blink. Switch **SW0 - SW15** into the up position. **LD0-LD15** blink synchronously.
+After the bitstream is downloaded successfully the **DONE** LED of the Board should light up.  Switch **SW0** into the up position. **LD0** starts to blink. Switch **SW0 - SW15** into the up position. **LD0-LD15** blink synchronously.
 
 This concludes the Basys3 Getting Started tutorial.
 
 
 ***
 
-#### [Home](https://es.technikum-wien.at/iplat/testwiki/wikis/home) |[<Vivado Toolchanin](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain)
\ No newline at end of file
+#### [Home](https://es.technikum-wien.at/iplat/testwiki/wikis/home) | [<Vivado Toolchanin](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain)[Getting Started - Zybo>](https://es.technikum-wien.at/iplat/testwiki/wikis/getting-started-zybo)