getting-started-basys3.md

-#### [Home](https://es.technikum-wien.at/iplat/testwiki/wikis/home) | [<Vivado Toolchanin](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain)
+#### [Home](https://es.technikum-wien.at/iplat/testwiki/wikis/home) | [<Vivado Toolchanin](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain)[Getting Started - Zybo>](https://es.technikum-wien.at/iplat/testwiki/wikis/getting-started-zybo)
 
 ***
 
@@ -12,17 +12,19 @@ The following section presents a tutorial for the Basys3 Development Board.
 
 Following pre-requisites are necessary in order to work through this tutorial:
 
-+ Vivado HLx 2015.4 ( see [Vivado Toolchain](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain) for an installation guide)
++ Vivado HLx 2015.4 (see [Vivado Toolchain](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain) for an installation guide)
 + Basys3 Development Board 
 + micro USB cable
 
+**Note:** Vivado 2016.1 was successfully tested with this tutorial.
+
 ### 5.1.2 Download the Design files
 
 An archive with the design files can be downloaded [here](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/design-files/GettingStartedBasys3.zip).
 
 ## 5.2 Tutorial
 
-This section explains how to generate the FPGA hardware bitstream using the Xilinx Vivado tool. Furthermore, the board setup will be explained. Finally the Bitstream will be flashed onto the FPGA an the apllication will be tested.
+This section explains how to generate the FPGA hardware bitstream using the Xilinx Vivado tool. Furthermore, the board setup will be explained. Finally, the Bitstream will be flashed onto the FPGA and the application will be tested.
 
 ### 5.2.1  Building the Bitstream
 
@@ -40,7 +42,7 @@ Select RTL Project. Make sure that the ** Do not specify sources at this time**
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys1.png)
 
-Click on the **Add Files** Button. Browse to the previously downloaded and extracted zip folder. Select **blink_led.vhd** and click **OK**. Make sure that the **Copy sources into project** checkbox is selected. And the target language and simulator language is set to VHDL. Click **Next** twice.
+Click on the **Add Files** Button. Browse to the previously downloaded and extracted zip folder. Select **blink_led.vhd** and click **OK**. Make sure that the **Copy sources into project** checkbox is selected and the target language and simulator language is set to VHDL. Click **Next** twice.
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys2.png)
 
@@ -48,13 +50,13 @@ Click on the **Add Files** Button. Browse to the previously downloaded and extra
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys3.png)
 
-In the searchbox type: **XC7A35TCPG236-1**. Select the Part and click **Next**.  
+In the search box type: **XC7A35TCPG236-1**. Select the Part and click **Next**.  
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys4.png)
 
 Click **Finish** to finish the project creation process.
 
-In the **Project Manager** toolbar click  the **Generate Bitstream** button which can be found in the Program and Debug subsection. A window pops up. Click on **Yes**.
+In the **Project Manager** toolbar click the **Generate Bitstream** button which can be found in the Program and Debug subsection. A window pops up. Click on **Yes**.
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys5.png)
 
@@ -69,7 +71,7 @@ Make sure that **JP2** is configured to use **USB** as power source. Furthermore
 
 ### 5.2.3 Test the Application
 
-In the **Project Manager** toolbar click  the **Hardware Manager** button which can be found in the Program and Debug subsection.
+In the **Project Manager** toolbar click the **Hardware Manager** button which can be found in the Program and Debug subsection.
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys7.png)
 
@@ -77,15 +79,15 @@ Click on the **Auto Connect** submenu of the **Open target** button.
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys8.png)
 
-Finally, click on **Programm Device -> xc7a35t_0**. A window pops up. Click on **Program**.
+Finally, click on **Program Device -> xc7a35t_0**. A window pops up. Click on **Program**.
 
 ![](https://es.technikum-wien.at/iplat/testwiki/raw/master/getting-started-basys3/img/tutorial_basys9.png)
 
-After the bitstream is downloaded  succesfully the **DONE** LED of the Board should light up.  Switch **SW0** into the up position. **LD0** starts to blink. Switch **SW0 - SW15** into the up position. **LD0-LD15** blink synchronously.
+After the bitstream is downloaded successfully the **DONE** LED of the Board should light up.  Switch **SW0** into the up position. **LD0** starts to blink. Switch **SW0 - SW15** into the up position. **LD0-LD15** blink synchronously.
 
 This concludes the Basys3 Getting Started tutorial.
 
 
 ***
 
-#### [Home](https://es.technikum-wien.at/iplat/testwiki/wikis/home) |[<Vivado Toolchanin](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain)
+#### [Home](https://es.technikum-wien.at/iplat/testwiki/wikis/home) | [<Vivado Toolchanin](https://es.technikum-wien.at/iplat/testwiki/wikis/vivado-toolchain)[Getting Started - Zybo>](https://es.technikum-wien.at/iplat/testwiki/wikis/getting-started-zybo)
\ No newline at end of file